


UNIT-3 (1-8).
Sequential Machine fundamentals.

Basic Architectural distinction b/w combinational & sequential ccts.

Sequential cct:

Block dia:



diff:

combinational

sequential.

1. The o/p variables are at all times dependent on the combination of i/p variables.
2. Memory unit is not required
3. Faster in speed b/c delay b/w i/p & o/p is due to propagation delay of gates.
4. They are easy to design
5. parallel adder is a combinational ckt.



more expensive

1. The o/p variables not only depend on present i/p variables but also past history of the i/p variables.
2. Required to store past history of i/p variables
3. Slower
4. Harder to design
5. Serial adder is seq ckt.
- 6.
7. Cheaper.

Classification: — Synchronous.

[It is classified of reg. str. depending on timing of their sgn.]

— Sgn can affect memory elements only at discrete instants of time.

— Here memory element is F.F. which is capable of storing 1-bit binary information. They are clocked FF.

— i/p changes can effect ^{sgn.} memory element up on activation of CLK sgn.

— max operating speed of CLK depends on time delays involved.

— Easier to design, higher cost.

Asynchronous.

— change in i/p sgn's can affect memory element at any instant of time.

— Memory elements ^{are} either unclocked FF (a) Time delay elements.


— change in i/p sgn's can affect memory element at any instant of time.

— Because of absence of CLK, These can be operated faster than Synchronous cells.

— difficult, lower cost.

Level mode & pulse mode Asynchronous sequential cells:

n i/p variables



m o/p variables

Block dia of asynch. — now seq.ckt.

Present state & next state variable in asynchronous seq.ckt is called secondary variables (e.g.) & Excitation variables. sup.


Asynchronous cell

Fundamental mode cells

- i/p variable changes only when the cell is stable.
- one i/p variable can change at a given time.
- i/p's are levels and not pulses.

Pulse mode cells

- i/p variables are pulses.
- width of the pulses is long enough for the cell to respond to the i/p.
- pulse width must not be so long that it is still present after the next state is reached.

one bit memory cell: i/p's  symb

* The fun seq cell is latch (or) FF. \rightarrow bistable multivibrators device that can store 1 bit of info.


Latches & Flip Flops: There are both bistable elements.

sequentials devices that check all i/p's continuously & changes its o/p accordingly at any time independent of clocking sig. (enable is provided)


used for seq devices (i.e) i/p changes its o/p only when time determined by clocking sig. (clock is provided)

— 1 bit memory cell:

using NAND!



NOR!




- It has two stable states

In 1 stable state $Q=1$ (set state)
 $Q=0$ (Reset state)

\therefore Bit info is stored/latched it is called latch.

S-R latch: (set-reset). : can be constructed using either two NAND / NOR gates.

Using NOR: Tech called cross coupling.



NOR operations: $A \oplus \bar{A+B} \Rightarrow \bar{A}\bar{B}$

Case 1: $S=1, R=0$ $\left[\because Q=1, \text{ latch is set state} \right]$
 $\bar{Q}=0, Q=1$

2: $S=0, R=1$ $\left[\because Q=0, \text{ latch is reset state} \right]$
 $\bar{Q}=1, Q=0$

3: $S=0, R=0$
 $\bar{Q}=1$ Assume $Q=1$ $\left[\text{inactive state} \right]$
 $\bar{Q}=0$

* when $S=R=0$, o/p state does not change.


or. $Q=0, \bar{Q}=1 \Rightarrow$ o/p state "

4. $S=1, R=1, Q=\bar{Q}=0$, this

is called Indeterminate (or) prohibited state

Represented by asterisk (*)


Symb.





T-T.

S	R	Q_n	Q_{n+1}	State
0	0	0	0	No change
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	X	Indetermined
1	1	1	X	

Application: A switch debouncer.



SR latch:



T.T.

\bar{S}	\bar{R}	Q_n	Q_{n+1}
0	0	0	x
0	0	1	x
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

state
Indetermined
set
Reset
no change

Characteristic eqn:

Q_n	\bar{S}	\bar{R}	Q_{n+1}
0	0	1	0
0	1	0	0
0	1	1	0
1	0	1	1
1	1	0	1
1	1	1	1

(d)

SR	Q_n	Q_{n+1}
00	0	0
01	0	0
11	0	1
10	1	0
11	1	1


$$Q_{n+1} = S + \bar{S}\bar{R}Q_n$$

Gated SR latch:

∴ latch is sensitive as o/p changes immediately w/ i/p changes.

so the modified form of latch which includes

EN. is known as gated latch.




when $EN=1 \Rightarrow$ behaves as SR latch

$EN=0 \Rightarrow$ Retains previous state.

EN	S	R	Q _n	Q _{n+1}	state
0	x	x	0	0	} No change
0	x	x	1	1	
1	0	0	0	0	} No change
1	0	0	1	1	
1	0	1	0	0	Reset
1	0	1	1	0	
1	1	0	0	1	Set
1	1	0	1	1	
1	1	1	0	x	Indeterminate
1	1	1	1	x	

Gated D latch: (Transparent latch b/c: Q - b/p follows D i/p).



EN	D	Q _n	Q _{n+1}	state
0	x	x	Q _n	No change
1	0	x	0	Reset
1	1	x	1	Set

EN	D	Q _n	Q _{n+1}	state
0	x	x	Q _n	No change
1	0	x	0	Reset
1	1	x	1	Set



Char eqn: $Q_{n+1} = \bar{E}_n Q_n + E_n \cdot D$

Pulsed Triggered FF:



Latches \rightarrow EN i/p (sgn). so they are either +ve level triggered or -ve level triggered.

FF \rightarrow pulse triggered.


level triggering



pulse




Edge triggering




Basic FF: SR, JK, D, T

Triggering of FF

1. Edge Triggering $\begin{cases} +ve \text{ Edge Triggering} \\ -ve \text{ Edge Triggering} \end{cases}$




2. pulse Triggering $\begin{cases} +ve \\ -ve \end{cases}$




level triggering

SR FF: Set-Reset




+ve level triggered

Block dia of clocked FF



with clocked NOR:



TT:

Clock	S _n	R _n	Q _{n+1}	State
↑	0	0	Q _n	NC.
↑	0	1	0	R
↑	1	0	1	S
↑	1	1	X	Indetermined.

Characteristic Table:

FF: Jp

S R

0 0

0 0

0 1

0 1

1 0

1 0

1 1

1 1

present o/p

Q_n

0

1

0

1

0

1

0

1

Next o/p

Q_{n+1}Q_n = 0Q_n = 1

0

0

1

1

X

X


		$R Q_n$			
S	Q_n	00	01	11	10
		0	1	0	0
0	1	1	1	x	x

$$Q_{n+1} = \bar{R} Q_n + S$$


Excitation table:

P.S	N.S	S	R
Q_n	Q_{n+1}		
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

logic dia:




DFF:
delay FF:



logic sym

logic dia:



$C_p = 0, P.S$
 $C_p = 1, D = 1$
 $0/p = 1$

* The problem of
Indetermined condition
($n \leq R = 1$) (SR FF)
can be rectified by
adding inverter from
S to R.

TS:

clk	inp	olp
	D	Q_{n+1}
↑	0	0
↑	1	1
0	x	nc.

char. table:

FF	p.s.
D	Q_n
0	0
0	1
1	0
1	1

N.S.

Q_{n+1}
0
0
1
1

K-map.



Q_n	0	1
0	0	0
1	1	1

$$Q_{n+1} = D$$


Excitation table:

p.s.	n.s.	delay inp
Q_n	Q_{n+1}	0
0	0	0
0	1	1
1	0	0
1	1	1

JK FF: Alternating way of eliminating "Indetermined condition" clocked JK FF logic dia.



logic sym:



TS:

clk	inp	olp
	J, K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\overline{Q_n}$

char. table:

JK	p.s.
	Q_n
00	0
00	1
01	0
01	1
10	0
10	1
11	0
11	1

N.S.

Q_{n+1}
$Q_n = 0$
$Q_n = 1$
0
0
1
1
$\overline{Q_n} = 1$
$Q_n = 0$

Q_n	00	01	11	10
0	0	1	0	0
1	1	0	1	1

$$Q_{n+1} = J\overline{Q_n} + \overline{K}Q_n$$



Excitation Table.

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

JFF: Toggle FF:



J, K	
1, 1	0/p
1, 0	1/p
0, 1	0/p
0, 0	1/p

logic sym



* clocked JK FF:

(4)



J1p \equiv set (1p)

K1p \equiv R (1p)

∴ when SR = 11 causes JK latch

to toggle (switch to complement state)

(ie) $J = K = 1$, then $Q_{n+1} = \bar{Q}_n$

* when Q & \bar{Q} is connected back to J & K excitation 1p, the

indetermined condition that exists in SR latch is no longer indetermined.

* JK latch is not practical bcz. when


$J = K$, 01p toggles continuously.

This condition is called "Race around

condition" {this must be avoided.

edge triggered or pulse triggered.

* clocked JK FF:



Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

no change

\equiv

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n


characteristic equ.

Q_n	J	K	00	01	11	10
0	0	0	0	0	1	1
1	0	0	1	0	0	1

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

$$J\bar{Q}_n + \bar{K}Q_n$$

Clocked SR FF:





CP	S, R	Q_n	Q_{n+1}	State
0	0 0	0	0	No C
1	0 0	1	1	
1	0 1	0	0	Reset
1	0 1	1	0	
1	1 0	0	1	Set
1	1 0	1	1	
1	1 1	0	x	Indeterminate
1	1 1	1	x	
0	x x	0	0	No C
0	x x	1	1	

S, R, Q_n	00	01	11	10
0	0	1	0	0
1	1	1	x	x

$$Q_{n+1} = Q_n + \bar{S}R + Q_n$$

TFF: Toggle:




Q_n	T	Q_{n+1}	Q_n	Q_{n+1}
0	0	0	0	Q_n
0	1	1	1	\bar{Q}_n
1	0	0		
1	1	1		


$$Q_{n+1} = \bar{Q}_n + Q_n T$$

Master slave SR FF:

If same as clocked sr ff




Master slave JK FF:




(5)

Asynchronous / Direct ilp's:

FF available in IC packages sometimes provide special ilp's for preset & clear then FF is asynchronous.





JK FF with active high preset & clear:



preset, clear = low for

synchronous operation.

The Edge Triggered DFF:



char eqn:

FF

D

JK

T

SR

Char eqn

$$Q_{n+1} = D$$

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

$$Q_{n+1} = T\bar{Q}_n + \bar{T}Q_n$$

$$Q_{n+1} = S + \bar{R}Q_n$$


FF conversion:

SR FF to DFF:

Excitation table:


inp	present state	next state	F.F. Q^+	
0	00	00	S	R
0	0	0	0	x
0	1	0	0	0
1	0	1	ϕ	0
1	1	1	x	0

S: $D\bar{Q}$




A 2x2 Karnaugh map for S. The top row is labeled '0' and the bottom row is labeled '1'. The left column is labeled '0' and the right column is labeled '1'. The cells contain: (0,0)=0, (0,1)=0, (1,0)=1, (1,1)=x.


R: \bar{D}



A 2x2 Karnaugh map for R. The top row is labeled '0' and the bottom row is labeled '1'. The left column is labeled '0' and the right column is labeled '1'. The cells contain: (0,0)=x, (0,1)=1, (1,0)=0, (1,1)=0.




A circuit diagram for the S input of a D flip-flop. It shows a D input, a clock input (CP), and a feedback loop from Q to S through an inverter. The output is Q.



A circuit diagram for the R input of a D flip-flop. It shows a D input, a clock input (CP), and a feedback loop from Q to R through an inverter. The output is Q.

Q.1)



1. obtain present state, Next state table for desired FF(A)
2. using excitation table / application table of chosen FF(B), append next state table (B) excitation i/p values to above present state - next state table.
3. using K-map, simplify.
4. Draw wt.

SR FF to D FF:

1. PS-NS - Table of DFF

Q_n	\bar{Q}_n	Q_{n+1}
0	0	0
0	1	0
1	0	0
1	1	1

D	Q_n	Q_{n+1}	S	R
0	0	0	0	x
0	1	0	1	0
1	0	1	0	1
1	1	1		

SR	Q_n	\bar{Q}_n	Q_{n+1}	\bar{Q}_{n+1}
0 0	0	1	0	1
0 1	0	0	1	0
1 0	1	1	0	1
1 1	1	0	1	0

Excitation table !

RS FF :

Present		next.	
R S	Q_n \bar{Q}_{n+1}	Q \bar{Q}	
0 0	0 $\bar{Q}_n = 0$ 1 $Q_n = 0$	0 0	✓
0 0	1 $\bar{Q}_n = 1$ 0 $Q_n = 1$	0 1	
0 1	0 $\bar{Q}_n = 0$ 1 $Q_n = 1$	1 1	
0 1	1 $\bar{Q}_n = 1$ 0 $Q_n = 0$	1 0	
1 0	0 $\bar{Q}_n = 0$ 1 $Q_n = 1$	0 0	
1 0	1 $\bar{Q}_n = 1$ 0 $Q_n = 0$	0 1	
1 1	0 $\bar{Q}_n = 0$ 1 $Q_n = 1$	x x	
1 1	1 $\bar{Q}_n = 1$ 0 $Q_n = 0$	x x	

0/0 \Rightarrow 0 to 0
 $SR = 00(00) \Rightarrow 0x$

0 to 1

$SR = 10$

1 to 0

$SR = 00(00) \Rightarrow 0x$

1 to 1

$SR = 00(00) \Rightarrow x0$

Q_n	Q_{n+1}	S R
0	0	x 0 0 x
0	1	0 0
1	0	0 0
1	1	x 0 x 0

JK FF:

Present		New.	
J K	Q_n Q_{n+1}	Q_n Q_{n+1}	
0 0	0	0 0	
0 0	1	0 1	
0 1	0	0 0	
0 1	1	0 1	
1 0	0	1 0	
1 0	1	1 1	
1 1	0	1 0	
1 1	1	1 1	

New.

Q_{n+1}
 $Q_n = 0$
 $Q_n = 1$
 $Q_n = 0$
 $Q_n = 1$
 $Q_n = 0$
 $Q_n = 1$
 $Q_n = 0$
 $Q_n = 1$

Excitation table.

Q_n	Q_{n+1}	J K
0	0	0 x
0	1	1 x
1	0	x 1
1	1	x 0

0 to 0 \Rightarrow JK = 00, 0 1 \Rightarrow 0x

0 to 1 \Rightarrow JK = 10, 1 1 \Rightarrow 1x

1 to 0 \Rightarrow JK = 01, 1 1 \Rightarrow x1

1 to 1 \Rightarrow JK = 00, 1 0 \Rightarrow x0

DFF:

T T

$D Q_n Q_{n+1}$

0 0 0

0 1 0

1 0 1

1 1 1

$\therefore 0 \rightarrow 0 \quad D = 0$

$0 \rightarrow 1 \quad D = 1$

$1 \rightarrow 0 \quad D = 0$

$1 \rightarrow 1 \quad D = 1$

Excitation

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

TFF

T Q_n Q_{n+1}

0 0 0 $Q_n = 0$

0 1 0 $Q_n = 1$

1 0 0 $\overline{Q_n} = 1$

1 1 0 $\overline{Q_n} = 0$




Ex: Table

Q_n	Q_{n+1}	T	D
0	0	0	0
0	1	0	1
1	0	0	0
1	1	0	0

FF conversion:





SR to D.

D	Q_n	Q_{n+1}	S	R
0	0	0	0	X
0	1	0	0	1
1	0	1	1	0
1	1	1	X	0



SR to JK


J	K	Q_n	Q_{n+1}	S	R
0	0	0	$Q_n = 0$	0	X
0	0	1	$Q_n = 1$	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	$\overline{Q_n} = 1$	1	0
1	1	1	$\overline{Q_n} = 0$	0	1



SR to T:


T	Q_n	Q_{n+1}	S	R
0	0	$Q_n = 0$	0	X
0	1	$Q_n = 1$	X	0
1	0	$\overline{Q_n} = 1$	1	0
1	1	$\overline{Q_n} = 0$	0	1

$S = T \overline{Q_n}$
 $R = T Q_n$




JK to T:

T	Q_n	Q_{n+1}	J	K	J=T
0	0	0	0	λ	
0	1	0	x	0	
1	0	1	1	x	
1	1	0	x	1	




JK to D:

D	Q_n	Q_{n+1}	J	K	J=D
0	0	0	0	x	
0	1	0	x	1	
1	0	1	1	x	
1	1	1	x	0	




D to T:

T	Q_n	Q_{n+1}	D	$D = T \oplus Q_n$
0	0	0	0	
0	1	0	1	
1	0	1	0	
1	1	1	1	



T to D:

D	Q_n	Q_{n+1}	T
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0



$$T = D\bar{Q}_n + \bar{D}Q_n$$

FF Timing:

Flip Flop Timing:

- setup time
- hold time
- propagation delay.


Setup time: Min time required to maintain a constant voltage levels (data) at the excitation i/p's of the FF device prior to the triggering edge of the clock pulse in order for the levels to be reliably clocked into the FF. (t_{setup}).

Hold time: Time for which the voltage levels (data) at the excitation i/p's must remain constant after the triggering edge of CK pulse in order for the levels to be reliably clocked into the FF. (t_{hold}).

propagation delay: Time required to change the o/p. after application of the i/p.

- 1) propagation delay (t_{PLH}): It is measured from triggering edge of CK pulse / preset i/p to the L to H transition of the o/p.
- 2) (t_{PHL}): Triggering edge of CK pulse to clear i/p to H to L transition of o/p.

(ii) t_{pHL}



Set-up & Hold time:

